Verification is the single biggest challenge in the design of system-on-chip (SoC) devices and reusable IP blocks. Traditional verification methods struggle to keep pace with the ever-increasing size ...

SAN JOSE, Calif. — A radically revised Verilog language took shape at the International HDL Conference here, as presenters unveiled a language reaching toward much higher levels of abstraction.